In this work, Verilog is used as hardware description language for implementation of traffic light controller. It shows Red, Green and Yellow color at a predefined interval. Technology scaling is used as energy efficient technique. We have used 90nm, 65nm, 40nm and 28nm technology based FPGA and then we have analyzed power consumption for traffic light controller on different FPGA. Leakage power is in range of 97.5-99% of total power consumption by traffic light controller on Virtex-7 FPGA. Signal power, clock power and IOs power are almost negligible. Power dissipation is measured on XPOWER simulator.
Introduction
Traffic light controllers are used to control the movement of the vehicles. In the FPGA implementation of Traffic Light Controller (as shown in Fig.1-3 ), we are using Virtex-4, Virtex-5, Virtex-6 and Virtex-7 FPGA. Virtex-4 is 90nm technology based FPGA. Virtex-5 is 65nm technology based FPGA. Virtex-6 is 40nm technology based FPGA. Virtex-7 is 28nm technology based FPGA. LVCMOS18 is the default IO standards. 12 is drive strength as shown in Table 1 . There are two inputs and 12 outputs in design under consideration. We have generated RTL schematic, technology schematic. Section 1 is introduction. Section 2 is related works on FPGA. Section 3 is results of Xpower simulator that measure power in terms of signal power, clock power, logic power, IO power and leakage power. Total power is sum of signal power, clock power, logic power, IO power and leakage power. Y denotes Yellow, R denotes Red and G denotes Green color of traffic light controller. Top Level of RTL schematic is shown in Fig.1 . It shows basic input required for traffic light controller and basic output required for our design under test. Clock and reset are two inputs. Whereas, there are twelve output as shown in Fig.1 and Table 1 . Internal Architecture of RTL Schematic of traffic light controller is shown in Fig. 2 . This architecture shows different multiplexer, gates and other basic primitive circuits used in RTL schematic. Technology schematic of our design is shown in Fig. 3 . Clock power is directly proportional to frequency. Clock power increase with increase in frequency and decrease with decrease in frequency. Logic power is significant for 0.2 GHz and it becomes negligible for lower frequency as shown in Fig.4 and Table 2 . On Virtex-5, clock power is lower that clock power dissipation on Virtex-4 FPGA. Leakage power, IO Power and Total power on Virtex-5 is higher than leakage power dissipation on Virtex-4 FPGA. IOs power dissipation by traffic light controller is lower than leakage power as shown in Table 3 and Fig.5 . dissipation. Logic, Signals and IOs power dissipation by traffic light controller is negligible as shown in Fig. 6 and Table 4 . Virtex-6 Low Power FPGA has low power dissipation than the simple Virtex-6 FPGA especially in leakage power dissipation. Clock, logic, signals and IOs power dissipation are almost equal as shown in Fig.7 and Table 5 . Leakage power is in range of 97.5-99% of total power consumption by traffic light controller on Virtex-7 FPGA as shown in Fig.8 and Table 6 . 
Results

Conclusion and Future Scope
In this work we are using 90nm, 65nm, 40nm and 28nm technology based FPGA. In future, we shall use ultrascale FPGA for implementation of traffic light controller. 
